Reproduce “Python-based DSL for generating Verilog model of Synchronous Digital Circuits” on OpenResearch
Turn your favorite coding agents into research agents that review literature, develop hypotheses, and run experiments.
Universal app for Apple silicon and Intel. Requires macOS 11 or later.
About this paper
Mandar Datar, Dhruva S. Hegde, Vendra Durga Prasad, Manish Prajapati, Neralla Manikanta, Devansh Gupta, Janampalli Pavanija, Pratyush Pare and 3 more
Tip: change arxiv.org to autoarxiv.org in any arXiv abstract link to open the paper here.